Abstract. This contribution extends the Degradation Delay Model (DDM), previously developed for CMOS inverters, to simple logic gates. A gate-level approach is followed. At a first stage, all input collisions producing degradation are studied and classified. Then, an exhaustive model is proposed, which defines a set of parameters for each particular collision. This way, a full and accurate description of the degradation effect is obtained (compared to HSPICE) at the cost of storing a rather high number of parameters. To solve that, a simplified model is also proposed maintaining similar accuracy but with a reduced number of parameters and a simplified characterization process. Finally, the complexity of both models is compared.
Introduction
As digital circuits become larger and faster, better analysis tools are required. It means that logic simulators must be able to handle bigger circuitry in a more and more accurate way. Simulating larger circuits is aided by the evolution of computer systems capabilities, and accuracy is improved by providing more realistic delay models.
Currently, there exist accurate delay models which take account of most modern issues [1, 2, 3, 4] : low voltage operation, sub-micron and deep sub-micron devices, transition wave-form, etc. Besides these effects there are also dynamic situations which might be handled by the delay model. The most important dynamic effects are the so-called input collisions [5] : a gate behavior when two or more input transitions happen close in time may be quite different from the response to an isolate input transition. Of all these input collisions, there is a special interest in the glitch collisions, which are those that may cause an output glitch. Being able to handle these glitch collisions is important since they are more and more likely to happen in current fast circuits, and will help us to determine race conditions and truly power consumption due to glitches [6, 7] . This is also strongly related to the modeling of the inertial effect [8] , which determines when a glitch is filtered, and to the triggering of metastable behavior in latches [9, 10, 11, 12] . Other authors have treated the problem of glitches, either partially or not very accurately [5, 6, 7, 13] .
In a previous work [14, 15] we have studies the problem from a more general point of view, called the Delay Degradation Effect, showing its importance and proposing a very accurate model for the CMOS inverter. The model obtained is called Degradation Delay Model (DDM).
In the present paper we extent the model to simple gates (<N>AND, <N>OR) from the viewpoint of a gate-level modeling, looking for an external characterization suited to standard cell characterization. In Sect. 2 we summarize the basic aspects of the DDM. Then we will make the extension to gates, studying the types of glitch collisions and defining an exhaustive model for degradation at the gate level in Sect. 3. From the characterization results in section Sect. 4, we will derive a simplified model, which accuracy and complexity is compared to the exhaustive one. Finally, we derive some conclusions.
Degradation Delay Model (DDM)
The degradation effect consists in the reduction of the propagation delay of an input transition to a gate, when this input transition takes place close in time to a previous input transition. This effect includes the propagation of narrow pulses and fast pulse trains, and the delay produced by glitch collisions. This reduction in the delay can be expressed with an attenuating factor applied to the normal propagation delay, , which is the delay for a single, isolated transition without taking account of the degradation effect:
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where T is the time elapsed since the last output transition, and determines how much degradation applies to the current transition, and and are the degradation parameters, which are determined by fitting to electrical simulation data. For a given input transition, degradation will depend on the value of T, which express the internal state of the gate when the transition arrives, caused by previous transitions (Fig. 1) . Parameters , and , in turn, depend on multiple factors: input transition time ( ), 
